

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE- SEMESTER-III EXAMINATION – WINTER 2025****Subject Code:3130306****Date:22-12-2025****Subject Name: Fundamentals of Digital Electronics****Time:10:30 AM TO 01:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

	<b>Marks</b>
<b>Q.1 (a)</b> Define Digital System and Give the basic difference between Analog and Digital Systems.	<b>03</b>
<b>(b)</b> Perform the following:	<b>04</b>
(i) Subtract the decimal numbers 3570-2100 using 10's Complement method.	
(ii) Convert the Octal number 37.45 into Binary number.	
<b>(c)</b> Explain all the Basic Logic Gates (AOI), Universal Logic Gates and Exclusive Logic Gates in detail with Truth Tables.	<b>07</b>
<b>Q.2 (a)</b> Obtain the truth table of the logical expression: $F(A,B,C) = A.B+A.B'+B'.C$	<b>03</b>
<b>(b)</b> Demonstrate the below given properties of Boolean algebra:	<b>04</b>
i) Commutative Property ii) Associative Property iii) Distributive Property	
<b>(c)</b> Design & explain Half-Adder Circuit in details with NAND & NOR implementation.	<b>07</b>
<b>OR</b>	
<b>(c)</b> Design & explain Half-Subtractor Circuit in details with NAND & NOR implementation.	<b>07</b>
<b>Q.3 (a)</b> Find the Minterms of the logical expression $F(A,B,C,D) = D(A'+B)+B'D$	<b>03</b>
<b>(b)</b> Describe the Programmable Logic Array (PLA) in brief.	<b>04</b>
<b>(c)</b> Implement 4*1 MUX using below given logical expression by taking variable X & Y as a select input. $F(X,Y,Z) = \sum m(0,1,4,6,7)$	<b>07</b>
<b>OR</b>	
<b>Q.3 (a)</b> Write the canonical SOP form of the logical expression $F(A,B,C)=\sum m(0,1,3,4)$ .	<b>03</b>
<b>(b)</b> Describe the Programmable ROM (PROM) in brief.	<b>04</b>
<b>(c)</b> Design & explain the Binary to Gray code converter in detail.	<b>07</b>
<b>Q.4 (a)</b> Draw the logic diagram of J-K Flip-Flop using NAND gate with truth table.	<b>03</b>
<b>(b)</b> Simplify the below given logical expression $F(A,B,C,D) = A'+ B.C + (C.D)'$ using De Morgan's theorem.	<b>04</b>
<b>(c)</b> Implement the J-K Flip-Flop using S-R Flip-Flop with necessary tables and diagrams.	<b>07</b>
<b>OR</b>	
<b>Q.4 (a)</b> Draw the Symbol of Edged triggered D and T type Flip-Flop with their truth tables.	<b>03</b>
<b>(b)</b> Implement the logical expression $F(X,Y,Z) = XY+X'Y'+Y'Z$ using AND, OR and NOT gate.	<b>04</b>
<b>(c)</b> Describe the Mealy & Moore model for sequential circuits.	<b>07</b>
<b>Q.5 (a)</b> Give the difference between Asynchronous and Synchronous counters.	<b>03</b>
<b>(b)</b> Draw the logic diagram of 2*4 Decoder with truth table and logical expression.	<b>04</b>

- (c) Design and explain the Serial-In, Serial-Out (SISO) and Serial-In, Parallel-Out (SIPO) Shift Registers in detail. **07**

**OR**

- Q.5** (a) Draw the logic diagram of 4-bit Ring Counter. **03**
- (b) Design the Parallel-Adder Circuit and explain in brief. **04**
- © Design and explain the BCD Counter (Decade Counter) using Negative Edge-triggered J-K Flip-flops. **07**

\*\*\*\*\*