

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER-V (NEW) EXAMINATION – WINTER 2021****Subject Code:3151105****Date:20/12/2021****Subject Name:VLSI Design****Time:02:30 PM TO 05:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		<b>MARKS</b>
<b>Q.1</b>	(a) Explain VLSI Design flow using Y-chart	<b>03</b>
	(b) Draw voltage transfer characteristics of inverter and define $V_{IL}$ , $V_{IH}$ , $V_{OL}$ , $V_{OH}$ , $NM_L$ and $NM_H$	<b>04</b>
	(c) Derive the drain current equation for MOSFET using Gradual Channel Approximation (GCA).	<b>07</b>
<b>Q.2</b>	(a) Compare Semi-custom and Full custom VLSI design style	<b>03</b>
	(b) Realize following Boolean logic equation using CMOS inverter. $Z = (AB + C(D + E))'$	<b>04</b>
	(c) Explain the band diagram of MOS Structure at surface inversion and derive the expression for threshold voltage.	<b>07</b>
<b>OR</b>		
	(c) Explain with net sketch diagram nMOSFET fabrication flow.	<b>07</b>
<b>Q.3</b>	(a) Write advantages and disadvantages of dynamic logic circuit.	<b>03</b>
	(b) Draw resistive load inverter. Derive $V_{IL}$ and $V_{IH}$ critical voltage equation of resistive load inverter.	<b>04</b>
	(c) Design a resistive-load inverter with $R_L = 1 \text{ k}\Omega$ , such that $V_{OL} = 0.6 \text{ V}$ . The enhancement-type nMOS driver transistor has the following parameters $V_{DD} = 5.0 \text{ V}$ , $V_{TO} = 1. \text{ V}$ , $\mu_n C_{ox} = 22.0 \mu\text{A}/\text{V}^2$ (a) Determine the required aspect ratio, W/L. (b) Determine $V_{IL}$ and $V_{IH}$ . (c) Determine noise margins $NM_L$ and $NM_H$ .	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Why in symmetrical and ideal CMOS inverter required $(W/L)_p \approx 2.5(W/L)_n$ . Justify.	<b>03</b>
	(b) Draw CMOS inverter with leads name of pMOS and nMOS transistors. Derive $V_{IL}$ critical Voltage equation of CMOS inverter	<b>04</b>
	(c) Consider a CMOS inverter circuit with the following parameters: $V_{DD} = 3.3\text{V}$ , $V_{TON} = 0.6 \text{ V}$ , $V_{TOP} = -0.7 \text{ V}$ , $k_n = 200 \mu\text{A}/\text{V}^2$ , $k_p = 80 \mu\text{A}/\text{V}^2$ , find the $NM_L$	<b>07</b>
<b>Q.4</b>	(a) What is the need of Scaling? Mention the merits and demerits of constant field scaling.	<b>03</b>
	(b) Draw CMOS implementation of D latch with two inverters and two CMOS TG gates.	<b>04</b>
	(c) Draw circuit of CMOS two inputs NOR gate. Derive $V_{TH}$ of the same.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Give comparison between FPGA and CPLD.	<b>03</b>

- (b) Implement following Boolean logic equation using Transmission Gate (TG). **04**  
 $Y = AB + A'C' + AB'C$
- (c) Explain voltage bootstrapping and derive capacitance ration equation? **07**
- Q.5** (a) Draw block diagram of Built in Self Test (BIST). **03**
- (b) Find a equivalent CMOS inverter circuit for simultaneous switching of all inputs, assume that  $(W/L)_p = 15$  for all pMOS transistors and  $(W/L)_n = 10$  for all nMOS transistors for the following Boolean equation  $F = [(C+D+E) \cdot (B+A)]'$  **04**
- (c) Write a short note on CMOS Transmission gate. **07**
- OR**
- Q.5** (a) Compare FinFET and Planer MOSFET. **03**
- (b) Draw NAND gate based CMOS SR latch circuit. **04**
- (c) Discuss the on-chip clock generation and distribution. **07**

\*\*\*\*\*