

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER- III EXAMINATION – SUMMER 2020****Subject Code: 2130306****Date: 02/11/2020****Subject Name: FUNDAMENTALS OF DIGITAL DESIGN****Time: 02:30 PM TO 05:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Differentiate Digital system and Analog system.	<b>03</b>
	(b) Give the difference between Combinational circuits and Sequential circuits.	<b>04</b>
	(c) 1) $(AB.CD)_{16} = (\text{_____})_2 = (\text{_____})_8 = (\text{_____})_{10}$ 2) Using 10's complement, perform $3250 - 9876$ .	<b>07</b>
<b>Q.2</b>	(a) Define Fan-out, Switching time, Noise margin.	<b>03</b>
	(b) Draw symbol & truth-table for NAND, NOR, EX-OR & EX-NOR gate.	<b>04</b>
	(c) Design 3-basic gates using universal gates.	<b>07</b>
<b>OR</b>		
	(c) Reduce the expression $F(W, X, Y, Z) = \sum m(0, 1, 4, 7, 11, 13, 14) + d(5, 10, 15)$ using K-map and implement minimal expression using logic gates.	<b>07</b>
<b>Q.3</b>	(a) Design Full subtractor using Half subtractor.	<b>03</b>
	(b) Design 2-bit magnitude comparator.	<b>04</b>
	(c) What is code converter? Design 4-bit BCD to XS-3 Code converter.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Draw 4x1 multiplexer using basic gates.	<b>03</b>
	(b) Design 8 to 3 encoder using logic gates.	<b>04</b>
	(c) Design full adder circuit using universal gates.	<b>07</b>
<b>Q.4</b>	(a) Explain Accuracy & Resolution of DAC.	<b>03</b>
	(b) Explain Flash type ADC.	<b>04</b>
	(c) Design combinational circuit using PLA to implement 3-bit binary to gray conversion.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Give the comparison between PROM, PLA & PAL.	<b>03</b>
	(b) Define VHDL, ABEL, FPGA & CPLD.	<b>04</b>
	(c) Enlist types of D to A converters and explain any one in detail with its advantages & disadvantages.	<b>07</b>
<b>Q.5</b>	(a) Explain Edge triggered RS-flipflop.	<b>03</b>
	(b) Draw 4-bit serial-in, serial-out shift register using D- flipflop & RS- flipflop.	<b>04</b>
	(c) Draw and explain master slave JK-flipflop.	<b>07</b>
<b>OR</b>		
<b>Q.5</b>	(a) What is state diagram? Explain state diagram for Mealy circuit.	<b>03</b>
	(b) Design binary subtractor using adders.	<b>04</b>
	(c) Design combinational circuit using PROM to implement 3-bit binary to XS-3 conversion.	<b>07</b>

\*\*\*\*\*